套件：libverilog-perl（3.482-1 以及其他的）

framework providing Verilog support

Verilog is a Perl framework providing Verilog support in the Perl language. It includes:

 * Verilog::Getopt, which parses command line options similar to C++ and VCS
 * Verilog::Language, which knows the language keywords and parses numbers.
 * Verilog::Netlist, which builds netlists out of Verilog files. This allows
   easy scripts to determine things such as the hierarchy of modules.
 * Verilog::Parser, which invokes callbacks for language tokens
 * Verilog::Preproc, preprocesses the language, and allows reading
   post-processed files right from Perl without temporary files.

It also includes a variety of useful utilities:

 * vpassert inserts PLIish warnings and assertions for any simulator
 * vppreproc preprocesses the complete Verilog 2001 and SystemVerilog
   language
 * vrename renames and cross-references Verilog symbols. It creates Verilog
   cross references and makes it easy to rename signal and module names over
   multiple files.

標籤: 軟體開發: Perl 開發, 函式庫, 領域: 電子學, 實做語言: implemented-in::c, implemented-in::c++, Perl, 角色: 開發用函式庫

本頁其他語言版本如下（如何設定預設文件語言）：